


Prior Art

Figure 1



Prior Art

**Figure 2**




Figure 3

Figure 4 is a block diagram of a control logic circuit. The circuit includes a Control Encoder (36) which receives Device Address and State Data (62) and outputs control signals (54). A box states "ALL COMPLEX BOOLEAN OPERATIONS MUST BE COMPILED TO CNF". The circuit features a Next Op Address Register (42), End of OR Address Register (44), MUX (48), Program Counter (46), Control Store (ROM) (18), and Device State Storage (RAM) (64). Logic gates (AND, OR, NOT) and 1-bit registers (56) are used for control logic. A legend defines operations 0-7 and variables n, m, z.

**LEGEND**

n = number of addressable devices  
m = maximum number of states per device  
z = number of control lines (bus size/width)

**OPERATIONS (OP)**

0 = AND OPERATION  
1 = OR OPERATION  
2 = END OF OPERATION (SEND ADDRESS & CONTROL WORD TO DEVICES IF CNF STATEMENT IS TRUE)  
3 = NO OPERATION  
4 = UNCONDITIONAL JUMP  
5 = CONDITIONAL JUMP  
6 = START OF OPERATION  
7 = START OF OR CONJUNCT

**Figure 4**

Inter-Term Short Circuit Evaluation  
DNF / CNF Evaluations (Cycles) -  
1 Control State/Device




Figure 5





Figure 6



**Figure 7**

Inter-Term Short Circuit Evaluation  
DNF / CNF Evaluations (Cycles) -  
5 Control State/Device




Figure 8






Figure 9




Figure 10




Figure 11




Figure 12




Figure 13






Figure 14




**Figure 15**




**Figure 16**






**Figure 17**



**Figure 18**



**Figure 19**

36





Figure 20

66



**Figure 21**